September 26, 2001

FN7151

2GHz GBWP Gain-of-10 Stable Operational Amplifier


élantec.

The EL2075 is a precision voltagefeedback amplifier featuring a 2GHz gain-bandwidth product, fast settling

time, excellent differential gain and differential phase performance, and a minimum of 50mA output current drive over temperature.

The EL2075 is gain-of-10 stable with a -3dB bandwidth of 400MHz at $A_V=+10.$ It has a very low 200 μV of input offset voltage, only $2\mu A$ of input bias current, and a fully symmetrical differential input. Like all voltage-feedback operational amplifiers, the EL2075 allows the use of reactive or non-linear components in the feedback loop. This combination of speed and versatility makes the EL2075 the ideal choice for all op-amp applications at a gain of 10 or greater requiring high speed and precision, including active filters, integrators, sample-and-holds, and log amps. The low distortion, high output current, and fast settling makes the EL2075 an ideal amplifier for signal-processing and digitizing systems.

EL2075 (8-PIN SO, PDIP) TOP VIEW



Features

- 2GHz gain-bandwidth product
- · Gain-of-10 stable
- · Conventional voltage-feedback topology
- Low offset voltage = 200µV
- Low bias current = 2µA
- Low offset current = 0.1µA
- Output current = 50mA over temperature
- Fast settling = 13ns to 0.1%

Applications

- · Active filters/integrators
- · High-speed signal processing
- ADC/DAC buffers
- Pulse/RF amplifiers
- · Pin diode receivers
- Log amplifiers
- · Photo multiplier amplifiers
- High speed sample-and-holds

Ordering Information

PART NUMBER	TEMP. RANGE	PACKAGE	PKG. NO.
EL2075CN	0°C to +75°C	8-Pin PDIP	MDP0031
EL2075CS	0°C to +75°C	8-Pin SO	MDP0027

EL2075

Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

7 the C rate maximum rtaning (A = 0 0)	
Supply Voltage (V _S)±7V	Thermal Resistance $\theta_{JA} = 95^{\circ}C/W PDIP$
	θ _{JA} = 175°C/W SO-8
Output Current Output is short-circuit protected to ground, however,	
maximum reliability is obtained if I _{OUT} does not exceed 70mA.	Operating Temperature 0°C to +75°C
Common-Mode Input	Junction Temperature
Differential Input Voltage	Storage Temperature60°C to +150°C
Note: See FI 2071/FI 2171 for Thermal Impedance curves	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Open-Loop DC Electrical Specifications $V_S = \pm 5V$, $R_L = 100\Omega$, unless otherwise specified.

PARAMETER	DESCRIPTION	TEST CONDITIONS	TEMP	MIN	TYP	MAX	UNIT
V _{OS}	Input Offset Voltage	V _{CM} = 0V	25°C		0.2	1	mV
			T _{MIN} , T _{MAX}			2.5	mV
TCVOS	Average Offset Voltage Drift	(Note 1)	All		8		μV/°C
I _B	Input Bias Current	V _{CM} = 0V	All		2	6	μA
I _{OS}	Input Offset Current	V _{CM} = 0V	25°C		0.1	1	μA
			T _{MIN} , T _{MAX}			2	μA
PSRR	Power Supply Rejection Ratio	(Note 2)	All	70	90		dB
CMRR	Common Mode Rejection Ratio	(Note 3)	All	70	90		dB
IS	Supply Current—Quiescent	No Load	25°C		21	25	mA
			T _{MIN} , T _{MAX}			25	mA
R _{IN} (diff)	R _{IN} (Differential)	Open-Loop	25°C		15		kΩ
C _{IN} (diff)	C _{IN} (Differential)	Open-Loop	25°C		1		pF
R _{IN} (cm)	R _{IN} (Common-Mode)		25°C		1		ΜΩ
C _{IN} (cm)	C _{IN} (Common-Mode)		25°C		1		pF
R _{OUT}	Output Resistance		25°C		50		mΩ
CMIR	Common-Mode Input Range		25°C	±3	±3.5		V
			T _{MIN} , T _{MAX}	±2.5			V
lout	Output Current		All	50	70		mA
Vout	Output Voltage Swing	No Load	All	±3.5	±4		V
V _{OUT} 100	Output Voltage Swing	100Ω	All	±3	±3.6		V
V _{OUT} 50	Output Voltage Swing	50Ω	All	±2.5	±3.4		V
A _{VOL} 100	Open-Loop Gain	100Ω	25°C	1000	2800		V/V
			T _{MIN} , T _{MAX}	800			V/V
A _{VOL} 50	Open-Loop Gain	50Ω	25°C	800	2300		V/V
			T _{MIN} , T _{MAX}	600			V/V
e _N @ > 1MHz	Noise Voltage 1–100MHz		25°C		2.3		nV/√Hz
i _N @ > 100kHz	Noise Current 100k-100MHz		25°C		3.2		pA/√Hz
	1	1	1		1	1	

NOTES:

- 1. Measured from T_{MIN} , T_{MAX} .
- 2. $\pm V_{CC} = \pm 4.5 \text{V to } 5.5 \text{V}.$
- 3. $\pm V_{IN} = \pm 2.5V$, $V_{OUT} = 0V$.

Closed-Loop AC Electrical Specifications


 V_S = ±5V, A_V = +20, R_F = 1500 $\!\Omega$, R_L = 100 $\!\Omega$ unless otherwise specified.

PARAMETER	DESCRIPTION	TEST CONDITIONS	TEMP	MIN	TYP	MAX	UNIT
	-3dB Bandwidth (V _{OUT} = 0.4V _{PP})	A _V = +10	25°C		400		MHz
		A _V = +20	25°C	150	200		MHz
			T _{MIN} , T _{MAX}	125			MHz
		A _V = +50	25°C		40		MHz
GBWP	Gain-Bandwidth Product	A _V = +100	25°C		2.0		GHz
LSBWa	-3dB Bandwidth	V _{OUT} = 2V _{PP} (Note 1)	All	80	128		MHz
LSBWb	-3dB Bandwidth	V _{OUT} = 5V _{PP} (Note 1)	All	32	50		MHz
GFPL	Peaking (< 50MHz)	V _{OUT} = 0.4V _{PP}	25°C		0	0.5	dB
			T _{MIN} , T _{MAX}			0.5	dB
GFPH	Peaking (> 50MHz)	$V_{OUT} = 0.4V_{PP}$	25°C		0	1	dB
			T _{MIN} , T _{MAX}			1	dB
GFR	Rolloff (< 100MHz)	V _{OUT} = 0.4V _{PP}	25°C		0.1	0.5	dB
			T _{MIN} , T _{MAX}			0.5	dB
LPD	Linear Phase Deviation (< 100MHz)	$V_{OUT} = 0.4V_{PP}$	All		1	1.8	o
PM	Phase Margin	A _V = +10	25°C		60		0
t _R 1, t _F 1	Rise Time, Fall Time	0.4V Step, A _V = +10	25°C		1.2		ns
t _R 2, t _F 2	Rise Time, Fall Time	5V Step, A _V = +10	25°C		6		ns
t _S 1	Settling to 0.1% (A _V = -20)	2V Step	25°C		13		ns
t _S 2	Settling to 0.01% (A _V = -20)	2V Step	25°C		25		ns
os	Overshoot	2V Step, A _V = +10	25°C		10		%
SR	Slew Rate	2V Step, A _V = +10	All	500	800		V/µs
DISTORTION	(Note 2)	-				•	•
HD2	2nd Harmonic Distortion	@ 20MHz, A _V = +20	25°C		-40	-30	dBc
			T _{MIN} , T _{MAX}			-30	dBc
HD3	3rd Harmonic Distortion	@ 20MHz, A _V = +20	25°C		-65	-50	dBc
			T _{MIN} , T _{MAX}			-50	dBc

NOTES:

- 1. Large-signal bandwidth calculated using LSBW = Slew Rate ($2\pi * V_{PEAK}$).
- 2. All distortion measurements are made with $\rm V_{OUT}$ = $\rm 2V_{PP},~R_L$ = $\rm 100\Omega.$

Typical Performance Curves



HD3

10


FREQUENCY (MHz)


FREQUENCY (MHz)


1M 10M


FREQUENCY (Hz)


Typical Performance Curves (Continued)































Equivalent Circuit



Burn-In Circuit



All Packages Use The Same Schematic

Applications Information

Product Description

The EL2075 is a wideband monolithic operational amplifier built on a high-speed complementary bipolar process. The EL2075 uses a classical voltage-feedback topology which allows it to be used in a variety of applications requiring a noise gain \geq 10 where current-feedback amplifiers are not appropriate because of restrictions placed upon the feedback element used with the amplifier. The conventional topology of the EL2075 allows, for example, a capacitor to be placed in the feedback path, making it an excellent choice

for applications such as active filters, sample-and-holds, or integrators. Similarly, because of the ability to use diodes in the feedback network, the EL2075 is an excellent choice for applications such as log amplifiers.

The EL2075 also has excellent DC specifications: 200 μ V, V_{OS}, 2 μ A I_B, 0.1 μ A I_{OS}, and 90dB of CMRR. These specifications allow the EL2075 to be used in DC-sensitive applications such as difference amplifiers. Furthermore, the current noise of the EL2075 is only 3.2pA/ \sqrt{Hz} , making it an excellent choice for high-sensitivity transimpedance amplifier configurations.

Gain-Bandwidth Product

The EL2075 has a gain-bandwidth product of 2GHz. For gains greater than 40, its closed-loop -3dB bandwidth is approximately equal to the gain-bandwidth product divided by the noise gain of the circuit. For gains less than 40, higher-order poles in the amplifier's transfer function contribute to even higher closed loop bandwidths. For example, the EL2075 has a -3dB bandwidth of 400MHz at a gain of +10, dropping to 200MHz at a gain of +20. It is important to note that the EL2075 has been designed so that this "extra" bandwidth in low-gain applications does not come at the expense of stability. As seen in the typical performance curves, the EL2075 in a gain of +10 only exhibits 1.5dB of peaking with a 100Ω load.

Output Drive Capability

The EL2075 has been optimized to drive 50Ω and 75Ω loads. It can easily drive $6V_{PP}$ into a 50Ω load. This high output drive capability makes the EL2075 an ideal choice for RF and IF applications. Furthermore, the current drive of the EL2075 remains a minimum of 50mA at low temperatures. The EL2075 is current-limited at the output, allowing it to withstand momentary shorts to ground. However, power dissipation with the output shorted can be in excess of the power-dissipation capabilities of the package.

Capacitive Loads

Although the EL2075 has been optimized to drive resistive loads as low as 50Ω , capacitive loads will decrease the amplifier's phase margin which may result in peaking, overshoot, and possible oscillation. For optimum AC performance, capacitive loads should be reduced as much as possible or isolated via a series output resistor. Coax lines can be driven, as long as they are terminated with their characteristic impedance. When properly terminated, the capacitance of coaxial cable will not add to the capacitive load seen by the amplifier. Capacitive loads greater than 10pF should be buffered with a series resistor (Rs) to isolate the load capacitance from the amplifier output. A curve of recommended Rs vs C_{LOAD} has been included for

reference. Values of R_S were chosen to maximize resulting bandwidth without additional peaking.

Printed-Circuit Layout

As with any high-frequency device, good PCB layout is necessary for optimum performance. Ground-plane construction is highly recommended, as is good power supply bypassing. A 1µF-10µF tantalum capacitor is recommended in parallel with a 0.01µF ceramic capacitor. All pin lengths should be as short as possible, and all bypass capacitors should be as close to the device pins as possible. Parasitic capacitances should be kept to an absolute minimum at both inputs and at the output. Resistor values should be kept under 1000Ω to 2000Ω because of the RC time constants associated with the parasitic capacitance. Metal-film and carbon resistors are both acceptable, use of wire-wound resistors is not recommended because of parasitic inductance. Similarly, capacitors should be lowinductance for best performance. If possible, solder the EL2075 directly to the PC board without a socket. Even high quality sockets add parasitic capacitance and inductance which can potentially degrade performance. Because of the degradation of AC performance due to parasitics, the use of surface-mount components (resistors, capacitors, etc.) is also recommended.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

EL2075 Macromodel

```
* Connections:
                 input
                     -input
                          +Vsupply
                              -Vsupply
                                 output
.subckt M2075C 3
                     2
                                 6
*Input Stage
ie 37 4 1mA
r6 36 37 15
r7 38 37 15
rc1 7 30 200
rc2 7 39 200
q1 30 3 36 qn
q2 39 2 38 qna
ediff 33 0 39 30 1
rdiff 33 0 1 Meg
* Compensation Section
ga 0 34 33 0 2m
rh 34 0 500K
ch 34 0 0.4 pF
rc 34 40 50
cc 40 0 0.05 pF
* Poles
ep 41 0 40 0 1
rpa 41 42 250
cpa 42 0 0.8 pF
rpb 42 43 50
cpb 43 0 0.5 pF
* Output Stage
ios1 7 50 3.0mA
ios2 51 4 3.0mA
q3 4 43 50 qp
q4 7 43 51 qn
q5 7 50 52 qn
q6 4 51 53 qp
ros1 52 6 2
ros2 6 53 2
* Power Supply Current
ips 7 4 11.4mA
* Models
.model qna npn(is800e-18 bf170 tf0.2ns)
.model qn npn(is810e-18 bf200 tf0.2ns)
.model qp pnp(is800e-18 bf200 tf0.2ns)
```

.ends